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Abstract — We report the first demonstration of InAs 
FinFETs with fin width Wfin in the range 25–35 nm, formed by 
inductively coupled plasma etching.  The channel comprises 
defect-free, lattice-matched InAs with fin height Hfin = 20 nm 
controlled by the use of an etch stop layer incorporated into the 
device heterostructure. For a gate length Lg = 1 µm, peak 
transconductance gm,peak = 1430 µS/µm is measured at 
Vd = 0.5 V demonstrating that electron transport in InAs fins 
can match planar devices.  
 
Index Terms—MOSFETs, FinFETs, high-mobility channel, 
semiconductor-metal interfaces, III-V semiconductor materials. 
I. INTRODUCTION 
N recent years, the performance potential of III-V 
N-MOSFETs with InAs or composite InGaAs/InAs 
channels for future CMOS applications has been 
demonstrated in the planar quantum well (QW) 
configuration [1-3]. As the CMOS IC industry moves into 
the sub-20 nm technology regime, FinFET technologies have 
shown significant promise [4] (alongside FDSOI [5]), and the 
aspect ratio trapping technique has been shown to enable the 
integration of high mobility channel materials onto a 300 mm 
silicon platform in a fin configuration [6,7]. Much attention 
has now turned to tri-gate devices with III-V channels. 
Significant advances in performance and understanding have 
been made in this area [8-12], including the first example of 
a replacement fin III-V FinFET on a 300 mm silicon 
platform [13]. Electron transport metrics such as injection 
velocity improve with increasing In mole fraction x in 
InxGa1-xAs approaching 4∙107 cm/s for InAs [2] making an 
InAs channel particularly attractive for N-FETs. 
We have previously demonstrated a planar InAs QW 
N-MOSFET technology [1], using MBE-grown device 
heterostructures lattice-matched to InAs substrates with 
6.06 Å lattice constant with electrostatically induced 
extensions [14,15] and incorporating NiInAs source-drain 
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(S-D) contacts [16]. The planar device heterostructure 
comprised the InAs channel layer, an In0.05Al0.95As0.20Sb0.80 
wide bandgap buffer layer to provide quantum confinement 
of the electrons to the channel and to isolate the channel from 
the conducting InAs substrate. A major concern when 
patterning narrow fin features in such a material system is the 
rapid and uncontrolled oxidation of Al-containing layers of 
Sb-based semiconductors on exposure to ambient conditions 
(or, worse, oxidizing or etching chemistries) [17]. 
Furthermore, isolation schemes are somewhat difficult to 
realize in 6.06 Å N-MOSFET technologies, due to the natural 
propensity of exposed InAs surfaces to conduct without 
proper passivation. Although the chosen material system 
poses tremendous challenges it is the only option to 
implement defect free InAs fins of relevant height in a top-
down etch process due to relaxation of InAs on semi-
insulating InP substrate for thicknesses exceeding 4–5 nm.  
In this work, we developed and integrated the growth of an 
etch stop layer for a fin etch, consisting of 7 nm of pseudo-
morphically strained InAlAs between the channel and the 
buffer (Figure 1(a)), without which structural and electrical 
integrity of the nm-scale InAs fins could not be maintained. 
A process flow for depositing the high-k dielectric on {100} 
and {110} InAs surfaces was thus developed. We present 
successful demonstration of FinFETs with InAs channel and  
 
Fig. 1. (a) The layer structure used in this work showing the pseudo-morphic 
InAlAs etch stop layer and (b) the process flow for the fabrication of InAs 
FinFETs, starting with the first step after MBE wafer growth. 
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Hfin = 20 nm, fabricated on lattice-matched epi-layers for 
low-defectivity channel material and optimum performance. 
As the first devices of this kind, performance is degraded 
compared to the scaled and optimized planar technology in 
[1]. This is primarily due to surface passivation of the fin 
sidewalls, and process challenges and resulting limitations 
related to the highly reactive buffer layer, issues which are 
discussed below. 
II. PROCESSING 
The layer structure in Figure 1(a) was grown by MBE on a 
p-doped InAs substrate. A 500 nm thick wide bandgap buffer 
of lattice matched un-doped In0.05Al0.95As0.20Sb0.80 was 
grown [15] to isolate the 20 nm un-doped InAs active layer, 
whose thickness ultimately determines the fin height, from  
the conducting substrate. The quaternary InAlAsSb was 
employed in preference to the ternary AlAsSb because it 
presented several improvements: top interface flatness with 
active layers above it, process and composition repeatability 
at the epitaxy stage, and increased oxidation resistance. 
Between the 20 nm InAs active layer and the 500 nm wide 
bandgap buffer, a pseudo-morphically strained In0.75Al0.25As 
layer was inserted, the composition of which was chosen to 
maximize the thickness of the layer while still providing 
confinement of the carriers at the back side of the fin 
channel. The active area (fin and S-D regions) was patterned 
using HSQ resist and electron beam lithography (EBL). An 
inductively coupled plasma (ICP) CH4:H2:Cl2:O2 etch 
process was used to etch the fins, stopping in the InAlAs 
layer, maintaining acceptable sidewall profile and 
minimizing HSQ etch mask consumption. In this process 
step, care was required to avoid exposing the underlying 
InAlAsSb buffer layer. Following this, the HSQ was 
removed using a low power SF6 RIE step. InAs active layer 
exposed surface preparation was conducted by removing the 
native oxide before controlled oxygen termination [18] 
followed by ALD deposition of a 5 nm ZrO2 layer to form 
the gate dielectric. A Pd gate metal contact was then defined 
by EBL of a PMMA bilayer, electron beam evaporation (e-
beam) and lift-off.  Silicon nitride spacers were then 
fabricated using an ICP-CVD SiNx deposition process and an 
SF6:N2 RIE process [19]. The high-k layer was then etched 
self-aligned to the gate and spacer using a SiCl4 RIE process. 
Source regions were defined in a two-step process using the 
scheme described in [15]. First, EBL was used to define NiTi 
contacts which were annealed to form a low resistivity 
NiInAs metallic phase. Then, a TiAu contact layer to the 
NiInAs was defined by EBL and lift-off , Finally a 50 nm 
SiNx layer was deposited as encapsulation and to form 
electrostatically induced extensions by pinning the surface 
Fermi energy inside the conduction band, thus inducing a 
sheet charge in the InAs QW. A schematic of the full process 
flow is shown in Figure 1(b). 
III. RESULTS AND DISCUSSION 
An SEM image of a typical device prior to contact 
processing is shown in Figure 2(a), where the fins, gate and 
S-D regions can be seen. The spacer region formed at the 
edge of the gate metallization is also visible. The AFM scan 
of Figure 2(b) more clearly shows the 10 fins between the 
source-drain regions. A TEM cross-section of the intrinsic 
device is shown in Figure 3. A lower magnification image 
where the 10 fin array is clearly visible is given in 
Figure 3(a), showing the PdAu gate metallization, the buffer 
layer and the substrate. A high magnification image of the 
cross-section of one fin is shown in Figure 3(b). The InAs fin 
 
Fig. 2. (a) SEM image of typical InAs FinFET with Lg = 1 µm, showing gate 
contact, spacer, etched fin array and S-D regions and (b) Data visualization 
from an AFM scan of the active device area, showing the 10 fin array and 
the S-D regions. 
 
 
Fig. 3. (a) HAADF TEM cross-section image of typical InAs FinFET with 
Hfin = 20 nm, average Wfin = 25 nm and Lg = 1 µm and (b) HAADF TEM 
cross-section image of a single  InAs fin with Hfin = 20 nm, Wfin = 25 nm, 
showing InAlAs etch stop layer, InAlAsSb wide bandgap buffer, high-k 
dielectric and gate metallization. The fin profile sidewall angle is 80°. 
 
 
Fig. 4. (a) Id-Vg of a typical device with Lg = 1 µm, Wfin = 25 nm, exhibiting 
Smin = 148 mV/dec and gm = 650 µS/µm, both at Vd = 0.5 V. (b) Id-Vd of the 
same device with Vg = -0.25 V to 0.50 V in steps of 50 mV. 
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height Hfin = 20 nm and average width Wfin = 25 nm. 
Evidence of  
some over-etch into the InAlAs etch stop layer during fin 
formation can be seen. A small degree of rounding at the top  
of the fin suggests partial consumption of the hard mask and  
the slightly sloping sidewalls are indicative of the trade-off 
between etch depth control (to stop in the InAlAs layer) and 
etch process anisotropy [20]. 
In this study, InAs FinFET devices with fin widths between 
25–35 nm were realized.  Each device comprised 10 fins, 
each of which were of height Hfin = 20 nm, and the gate 
length, Lg = 1 µm. The source-drain regions were 3 µm wide, 
and the length of the un-gated fin extension and source-drain 
extensions were both 50 nm, giving a total gate-to-source 
distance of 100 nm. The access resistance of the device (the 
extrinsic resistance), not accounting for the un-gated fin 
extensions was measured to be Racc = 230 Ω.µm, based on 
evaluation of a TLM series of planar structures without gates 
and without any fin etch between the contacts. For the high-k 
gate stack, the EOT = 1.2 nm. 
Figure 4 shows Id-Vg at 50 mV and 0.5 V drain bias, and 
Id-Vd characteristics of a typical InAs FinFET device with 
Wfin = 25 nm. Data are normalized to the combined perimeter 
of ten fins, as measured by TEM.  Minimum sub-threshold 
swing Smin = 148 mV/dec was observed at Vd = 0.5 V. The 
minimum measured drain current Id,min = 110 nA/µm, at 
Vg = -0.5 V. On-resistance Ron = 1200 Ω.µm and Q = gm/S = 
4.4 [21]. The gate current is below 2∙10-8 A/µm over the 
entire measurement range. Drain-induced barrier lowering 
DIBL = 27 mV/V, comparing well with the planar data at 
similar gate length [1] (30 mV/V). 
Figure 5 shows Id-Vg characteristics of a typical InAs 
FinFET device with Wfin = 35 nm. At Vd = 0.5 V, this device 
demonstrates minimum sub-threshold swing Smin = 
310 mV/dec and peak extrinsic gm = 1430 µS/µm. The 
minimum measured drain current Id,min = 8 µA/µm, at 
Vg = -0.5 V. On-resistance for this device Ron = 503 Ω.µm 
and Q = gm/S = 4.8. The gate current is below 2∙10-8 A/µm 
over the entire measurement range. The off-state degradation 
in this device is attributed to reduced gate control related to 
the relaxed fin width and the difference in Dit profiles on the 
{100} and {110} surfaces. The difference between on-state 
performance of the two devices can be attributed to 
processing induced effects in the extrinsic source-drain 
regions. After high-k etch on the narrower fins, some of the 
conducting volume is lost because of the over-etch required 
to ensure complete removal of the high-k in the S-D region 
Thus a higher gm,ext but degraded subthreshold slope is 
observed in the Wfin = 35 nm device and a reduced gm,ext but 
better subthreshold slope is obtained for the Wfin = 25 nm 
device. 
Sub-threshold performance is degraded compared to the 
planar technology in [1] due to (a) higher Dit of the non-
optimized high-k interface related to the RIE fin etch  
process and the {100}, {110} surfaces on the fin, and (b) 
process challenges and resulting limitations related to the 
highly reactive buffer layer. On-state performance is 
degraded compared to the planar technology [1] due to the 
higher access resistance. For comparison of this work with 
published state-of-the-art devices, Table I benchmarks key 
parameters for III-V FinFETs. 
IV. CONCLUSION 
We report on the fabrication process flow and results from 
the first demonstration of an unstrained InAs FinFET with 
Hfin = 20 nm. Measured gm,peak = 1420 µS/µm is comparable 
to that obtained for planar InAs channel devices [22] with 
identical Lg = 1 µm and similar EOT (1.2 vs. 1.0 nm) 
suggesting that electron transport properties such as field 
effect mobility in fins of dimensions in the 25–35 nm range 
match planar InAs technology.  
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Fig. 5. (a) Id-Vg of a typical device with Lg = 1 µm, Wfin = 35 nm, 
exhibiting Smin = 310 mV/dec and gm = 1430 µS/µm, both at Vd = 0.5 V. 
(b) gm-Vg of the same device. 
 
(a) (b) 
TABLE I 
BENCHMARK OF III-V FINFET DEVICES 
Ref. 
InAs 
mole 
fraction 
Hfin 
(nm) 
Wfin 
(nm) 
Lg 
(nm) 
gm 
(μS/μm) 
S 
(mV/dec) 
[7] 0.7 25 50 100 280 190 
[8] 0.53 40 40 60 1100 95 
[9] 0.53 20 30 80 1800 82 
[10] 0.7 10 20 120 1620 114 
[11] 0.53 16 40 200 - 150 
[12] 0.53a 9 40 30 1640 84 
This 
work 1.0 20 
25 
35 
1000 
1000 
650 
1430 
148 
310 
[1]b 1.0 - - 130 2720 85 
Quoted gm and S values extracted at Vd = 0.5 V on the same device 
where given, otherwise not reported. 
aMole fraction averaged over total fin height, including InAs quantum 
well (3 nm) and In0.3Ga0.7As cladding layers (6 nm in total). 
bPlanar device, included for comparison. InAs channel quantum well 
thickness is 10 nm. 
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